I. INTRODUCTION
Performance degradation due to surface and bulk charge trapping have proven to be difficult issues to resolve for high electron mobility transistors (HEMTs) derived from the III-Nitride material family. 1, 2 The predominant issues include current collapse 3, 4 , knee voltage walkout 5 , dc-RF frequency dispersion due to virtual gate extension 6, 7 , gate and drain lag 8, 9 , and power slump. 10, 11 These deleterious effects stem, in part, from a high density of uncompensated surface states that impose channel depletion with slow temporal response to applied gate voltage. Bulk trapping is also present and plays an additive role in these processes. The formation of trap states that occur at the terminal growth surface are due to free atomic bonds from the abrupt termination of the periodic lattice. However, these surface states are also a critical component that, coupled with polarization fields, mediates mobile charge migration in the formation of the two-dimensional electron gas (2DEG) channel, and thus, a necessary element to the complete picture of polarization-induced 2DEGs.
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A myriad of techniques have been explored to mitigate dc-RF frequency dispersion and its accompanying issues. Post-growth dielectric-based passivation has been the most aggressively developed method to address the deleterious effects of surface trap states and include conformal oxide and nitride depositions. [13] [14] [15] [16] [17] This is due to the ease of processing as well as its historical success with mature technologies such as GaAs HEMTs 18 . In a separate approach, surface chemical treatments have been investigated to minimize the effects of virtual gating on frequency performance. [19] [20] [21] Epitaxial growth methods have been investigated with some success such as extended GaN cap layers grown in the access region as a means to decouple the charging surface 7, 22, 23 and p-doped cap layers to take advantage of electrically screening the field from the charged surface. 24 Several studies have reported on the formation of surface states in AlGaN barriers during the high temperature anneal process responsible for alloying the metallic ohmic contacts 25, 26 . Based upon this premise, reports of regrown ohmic contacts have shown that by avoiding the high temperature anneal process, the surface state density can be reduced.
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Despite the successes post-growth passivation techniques have had with reducing the deleterious effects of surface trapped charge, the present technological thrust for extremely high-frequency HEMT operation is in a direction that seeks to reduce lateral transistor dimensions in order to minimize electron transport times. This invariably requires vertical 2 dimensions to simultaneously be reduced in order to maintain sufficient charge control of the 2DEG channel. This mode of advancement is the principle underlying motivator behind Moore's law for Si and compound semiconductor technologies alike. As vertical dimensions are down-scaled and the transistor's conduction channel is engineered to be closer to the terminal growth surface, carrier transport in the channel exhibits an increased sensitivity to its neighboring surface. In order to mitigate against the exacerbated effects of surface trapping on 2DEG transport in ultra-shallow channel GaN HEMTs, novel design approaches will need to be sought.
The AlN/GaN heterostructure affords the largest polarization fields and polarizationinduced 2DEG density (up to 6×10 13 cm −2 ) with high mobility (1800 cm 2 /Vs) of any IIINitride heterostructure. 14, 29, 30, 32 The thickness range of the pseudomorphic AlN barrier is strain-limited to less than 5 nm 32, 33 and with the wide energy band gap (6.2 eV) and conduction band offset of the AlN layer, HEMTs fabricated from this binary-barrier heterostructure have recently set remarkable performance benchmarks for extremely high-current handling capability at high frequency 14, 29, 30, 35 and millimeter-wave power performance. 36 Yet only a handful of HEMT designs have leveraged a few of the attributes that are inherent to this particular heterostructure. 30, 31, [37] [38] [39] [40] In this report we propose and experimentally demonstrate an epitaxial-grown alternative to post-growth surface passivation based on a dual-channel AlN/GaN/AlN/GaN heterostructure through a multi-faceted assessment of its operational performance. The upper AlN/GaN heterojunction undergoes a recess etch, conformal oxidation, and gate metal deposition as illustrated in Fig. 1 . The upper polarization-doped 2DEG serves solely to screen the potential fluctuations generated by surface trapped charge that would otherwise impose channel depletion leading to current collapse and gate lag. The trapped charge can also act as a source of remote ionized impurities that can scatter mobile channel electrons leading to mobility reduction in the current-carrying channel 32 , The bottom 2DEG serves as the gate-modulated channel. The HEMT access region includes both channels. Therefore, purely dual-channel AlN/GaN/AlN/GaN HEMTs have also been fabricated on the same wafer, serving as both a calibration structure for CV and IV characterization as well as a proxy to the recessed-gate HEMT access region. Several reports have been made on nitride-based dual-channel HEMTs with AlGaN or AlInN barriers with the intent to increase drain current density or assess HEMT noise characteristics and subsequently disregarded pulsed-gate and large-signal performance. [41] [42] [43] A notable attribute of using the AlN/GaN heterostructure for the HEMT design reported in this work is that the AlN barrier layers are inherently thin (< 5 nm), which allows extremely shallow channels and therefore, multiple channel designs to maintain channels in close proximity to the surface as a means to boost drain current density without sacrificing gate charge control. This is not the case for ternary barriers that require a sufficient thickness in order to induce 2DEG
formation.
The organization of this manuscript follows first with a discussion of the pertinent el- 
II. SIMULATION FRAMEWORK
The simulation schedule utilized for computational assessment of the dual-channel 
band-bending due to interface trapped charge due to interface and/or surface trapped charge. However, it should be noted that though the 2DEG density increases under the influence of ionized surface/interface trap states, the ionized surface states trap electrons from the gate electrode and high-density 2DEG when under bias neutralizing the ionized states. This effect reverses the downward band bending and promotes channel depletion near the gate electrode where the field is the highest. The effect has been referred to as virtual gate extension. The majority of the traps have slow (dis)charge times and cannot respond to gate modulation in the range of GHz frequency or sharp gate pulses.
B. Mechanisms of interface-trap charging
A multitude of processes exist by which surface, interface, and bulk traps populate.
Some of the dominant processes include Shockley-Reed population 47 , Frenkel-Poole hopping, phonon-assisted trapping, and various tunneling-related population. The tunneling-type population is likely the dominant mechanism when the trap states are separated from a high-density electron gas by a barrier layer of only a few nanometers, as in the case of the AlN/GaN heterostructure. Surface and interface states may also be populated by lateral conduction from the gate electrode to states in near proximity to the drain-side of the gate.
This is due to the surface potential barrier in this region being lowered by the drain bias that allows the occurrence of hopping conduction. This is the basis behind the virtual gate extension effect where electrons are trapped near the gate electrode and cannot de-trap at the same rate as the gate voltage signal, thereby serving to partially deplete the 2DEG channel within the extension region with a slow response time.
In this section we have given attention to trap population via quantum tunneling as the dominant mechanism for surface trap population, although other mechanisms are also at play. It is noted that thermionic processes are not accounted for in this calculation as they result in uncontrolled transmission over the barrier and amount to an upward shift in total current. A computational assessment of the dominant trapping mechanism provides insight into the efficacy of the transistor design and details of the method by which surface trapping occurs. The region of the transistor that is most susceptible to trapping/de-trapping of surface charge is that in close proximity to the drain-edge of the gate where 1) the electric field magnitude is the highest due to the applied gate-drain potential difference, and 2)
an ample supply of free electrons is available for trapping, either from the 2DEG or gate electrode. In the dual-channel HEMT under consideration, the upper 2DEG serves as the free electron supply for charge trapping. The rate of change of trap occupancy is equivalent to tunneling current that populates the interface traps. For this assessment we employ the Landaur-Buttiker transmission formalism 48, 49 to calculate the current that tunnels from the 2DEG to the trap center at the AlN surface (see Fig. 2 ). The coordinate system for all calculations is shown in Fig. 1 such that x is laterally along the channel, y is laterally perpendicular to the channel, and z is vertically along the direction of tunneling. For a laterally isotropic crystal under the assumption of parabolic energy bands where the effective mass approximation holds, the tunneling current 48 is given by,
where q is the elemental charge, m * is the tunneling effective mass, is the reduced Plank's constant, T (E z ) is the transmission coefficient in the vertical direction, and f l (E) and f r (E)
are the electron distribution functions on the left and right side of the tunnel barrier, respectively. The first integrand is taken over the transverse energy, E t , and the second integrand, E z over the maximum energy range. The notation, dQ/dt| x , indicates a change of charge with respect to time under transient conditions and with respect to position along the channel,
x, since the trapped charge will have a spatial variation that correlates to the potential drop in a specific region. The 2DEG charge distribution follows a Fermi-Dirac (FD) function,
is the normalized Fermi energy within the specified region. The surface trap state distribution may take on a multitude of forms depending on the quality of the barrier growth, termination properties, and atomic species present. We consider two distribution functions here. The first being a FD distribution with the form previously stated. Inserting both FD distributions in (1) and integrating over transverse energy, dE t , the result for tunneling current may be written as a single integral over the weighting function and the transmission coefficient
where
is the applied voltage across the barrier due to the difference between the Fermi energies on the adjacent sides of the barrier (i.e. the terminal surface where the trap states reside and the interface where the 2DEG occurs). This result is the same as the well-known Tsu-Esaki formula.
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The second trap distribution considered follows a discrete state distribution in energy of a single-level. Namely, the trap distribution follows a Dirac delta function,
, where E t is the transverse energy component, E l f is the Fermi energy on the left side of the barrier, and E 1 is the energy of the discrete trap state. Several reports have shown evidence of a discrete surface trap state distribution for binary and compound barriers in nitride-based heterostructures 12, 38, 45, 51 . The result of incorporating a single state distribution in the tunneling current follows,
where H(φ) is the Heaviside step function, φ = (E F + E 1 − E z )/k B T , and η 2 = (E F − qV − E z )/k B T are the normalized energies.
The transmission function is exactly soluble for the simplistic case of a square barrier under low-field 48,52 but is not sufficiently realistic for the heterosystem being considered.
The WKB approximation allows for the inclusion of realistic physics (image force barrier lowering, multiple barriers, etc.) while maintaining high computational accuracy. The WKB approximation for the transmission coefficient in the vertical direction takes the form,
where κ(z) = 2m * (V o (z) − E(z))/ is the spatially-dependent wave vector inside the barrier region with the barrier potential energy V o (z), E(z) is the incident electron energy, and all other parameters as previously defined. The wave vector, κ(z) is integrated over the barrier thickness, 0 < z < t bar , occurring in the argument of the exponential.
Through the inclusion of image force barrier lowering ("IFBL"), the barrier potential is reduced with a z −1 dependency. Therefore, the AlN barrier potential energy is given by,
z, where the last term accounts for barrier lowering. The field in the AlN barrier layer is dictated by the polarization charge and 2DEG density,
AlN is the polarization charge at the AlN surface and the gate voltage dependence occurs through the n s term.
The transmission coefficient versus applied voltage for the range of AlN thicknesses where pseudomorphic strain does not impose lattice relaxation is plotted in Fig. 3(a) . The voltage range chosen corresponds with the potential energy distribution in the proximity to the drain edge of the gate as given by the 2D hydrodynamic solution for the dual-channel structure as depicted in the inset of Fig. 3 All structures included a 7 nm thick high-k ( r = 10) gate insulator for gate leakage current reduction and a background impurity doping of 10 16 cm 3 . Gate length was defined as 200 nm long with a width of 150 µm. Contact resistance, R C , was set to 2 Ω-mm based off of prior work. 40 The definition of the finite element mesh for the three device structures investigated is shown in Fig. 4 . In order to calibrate and establish initial operating conditions, electrostatic simulations were initially carried out. The structures were simulated under two conditions, the first being in "ideal mode" where interfacial trapped charge was excluded from the device. This provided a picture of the maximum operating capability of the devices as a benchmark.
The second condition used in the electrostatic model was a fixed interfacial charge density of 10 11 -10 13 cm −2 with steps of 10 12 cm −2 implemented at the oxide/AlN interface in the gate-drain access region. The purpose of the fixed 2D interfacial charge was to serve as a proxy for filled traps in order to observe their effects on transistor characteristics.
Two-dimensional device cross-sections with overlay maps of electric field magnitude are shown in Fig. 5 for both the ideal structures without interfacial traps and with interfacial traps implemented at a density of 10 13 cm −2 . Two points can be made from the crosssections, first, the electric field magnitude is diminished near the drain edge of the gate for the dual-channel and recessed-gate architectures compared with the single-channel baseline and owing to the upper 2DEG channel that serves as the screening structure. Second, if one compares the distribution in electric field magnitude for the recessed-gate HEMT without and with interfacial trapped charge, it can be seen that there is only minor change between the two cases but the change that does exist shows the field magnitude to be reduced in the vicinity of the gate when trapped charge is present. This supports the premise that the upper 2DEG channel operates as an electrostatic screening layer from interfacial charge above it.
Simulated drain characteristics are shown in Fig. 6 and transfer and transconductance characteristics are shown in Fig. 7 figures and apply to all structures. The recessed-gate HEMT showed the lowest maximum drain current due to enhanced access resistance resulting from channel depletion that arose from the added GaN and AlN layers that introduce additional polarization fields. Transfer characteristics showed the dual-channel HEMT to have two distinct slopes as a result of the two channels present below the gate. This resulted in a doubled-peaked transconductance that can be seen in Fig. 7(b) . The recessed-gate HEMT showed a threshold voltage equivalent to the single-channel HEMT but with a reduced maximum current, in agreement with the drain characteristics. 
III. EXPERIMENTAL RESULTS
AlN/GaN heterostructures were grown by RF-plasma assisted molecular beam epitaxy (MBE) on free-standing hydride vapor phase epitaxy (HVPE) GaN substrates. All heterostructures were grown at 650 o C. The GaN layers were grown in the metal-rich regime.
The AlN layers were grown nearly stoichiometrically. All layers were grown continuously without interrupts. Growth was initiated by a 60 second nitridation of the HVPE GaN substrate surface, immediately followed by growth of an ultra-thin, 1.5 nm AlN nucleation layer. 37 Next, a 1.3 µm thick 10 19 cm −3 beryllium-doped GaN layer was deposited followed by a 0.3 µm thick lesser-doped region (2×10 17 cm −3 ) 32, 40 . It has been found that thick GaN:Be layers are effective for obtaining low buffer leakage in HEMT structures on native GaN substrates. An ohmic-first processing schedule was employed to ensure the best conditions for forming low-resistance ohmic contacts to both parallel 2DEG channels. 39, 40 The recessed-gate design in Fig. 1 does not require low-resistance ohmic contacts to the upper 2DEG channel.
However, due to the same-wafer processing of both device structures contacts were made to both 2DEG channels. A pre-metallization Cl-based dry etch was employed to etch through the top AlN and GaN layers prior to contact metallization. The target etch depth was 18 nm below the terminal surface at the interface made between the GaN spacer and the bot- Post oxidation Hall effect measurements were performed on Van der Pauw structures and included both channels. The room-temperature sheet resistance, charge density, and Hall mobility were determined to be R sh = 220 Ω/ , n s = 1.8 × 10 13 cm −2 , µ ∼ 1600 cm 2 /Vs.
The measured mobility represents an averaged mobility of the two parallel channels since there was no convenient means to differentiate between the channels with the standard onwafer Hall measurement. However, the individual charge densities of each channel were determined through capacitance-voltage (CV ) profiling discussed next. A drop in sheet resistance through an increase in both charge density and mobility was observed upon deposition of the ALD TiO 2 dielectric (as-grown Hall results were R sh = 340 Ω/ , n s = 1.25 × 10 13 cm −2 , µ ∼ 1500 cm 2 /Vs). It is possible this drop in sheet resistance, in part from the improved mobility, is due to some alleviation of remote surface roughness scattering that is typical at low charge densities 32 . When the dielectric is deposited a higher 2DEG density is induced which provides more efficient screening of these scattering mechanisms and thus, a higher mobility results. This pertains only to the top channel.
CV measurements were taken on a 100 µm diameter test capacitor with an oscillation frequency of 10 MHz and showed two distinct capacitance plateaus indicating two separate charge distributions in the heterostructure (Fig. 9a) . The plot shows two curves corresponding to the pure dual-channel and the recessed-gate structure. The integration of the smaller capacitance plateau (Q = CV ) yields a charge density of 1.08 × 10 13 cm −2 associated with the lower 2DEG. The integration of the second capacitance plateau yields a combined charge density of 1.8 × 10 13 cm −2 which is in agreement with the charge density measured by Hall effect. The difference of these two densities yields the upper 2DEG density and was found to be 7.25 × 10 12 cm −2 . In both curves an inflection is shown close to bottom channel threshold. It is likely that this is a signature of the Be-doping in the GaN buffer that is employed for the buffer to be semi-insulating. The UID/Be-doped interface is ∼100 nm below the channel and in relatively close proximity to the 2DEG, whereby, under gate bias the Be-dopants ionize and supply a small population of positive charge in the GaN buffer.
From a design standpoint this additional background charge is undesirable but can be mitigated by increasing the UID GaN layer thickness such that the Be-doped GaN is further away from the 2DEG than 100 nm. It is noted that the Be-doping does not diffuse under thermal annealing as we have observed via post-anneal secondary ion mass spectroscopy (not shown). The CV data was used to calculate the approximate charge density profile by n(z) = (C 3 /q s )(dC/dV ) −1 and is shown in Fig. 9(b) . These charge densities were used to calibrate the electrostatic conditions used to calculate the band diagrams shown in within the sub-threshold regime for a prescribed amount of time (0.8 µs), which allowed charging of trap states. Then V GS was abruptly pulsed back to the open-channel value previously listed for a specified pulse duration (0.5 µs) and the drain current was monitored during the pulse cycle (I DS,pulse ) before V GS was finally brought back into sub-threshold. In our measurement schedule shown in Fig. 10 , we additionally made successive gate pulses 1 minute apart (V GS held in sub-threshold between pulses) in order to observe the effects of higher trapped charge density on GLR. Moreover, our measurement schedule included a restart where all bias voltages where brought to 0V immediately before repeating the measurement schedule just described. This allows for the quantification of how degraded the dc I DS,o value has become after pulsed bias stress (grey region in Fig. 10 ) and serves as a proxy for current slump. The quantity, ∆I DS = I DS,o − I DS,1 , where I DS,1 is the dc value of I DS measured upon restarting the gate pulse schedule.
The results of pulsed gate lag measurements are shown in Fig. 10 Fig. 1 . 43 , 38 The recessed-gate HEMT showed an emphasized (dis)charge curvature of the drain current pulse in Fig. 10(b) . This may be a manifestation of increased gate-to-channel capacitive charging time between the gate metal and upper 2DEG. Further design enhancements are anticipated to alleviate some of the RC charging in the HEMT design. A notable result of the recessed-gate HEMT is that after the GLR sequence was stopped and restarted, the initial drain current density had not The recessed-gate HEMT showed peculiar transfer characteristics with an absence of a well defined maximum current density and non-linear characteristic as shown in Fig. 12(a) .
A multi-peaked g m was observed as shown in Fig. 12 of the dual-channel is covered in the access region (see Fig. 1a ). Coupling between both 2DEG channels may occur, particularly for a thinner GaN spacer layers and energy barriers lower than AlN.
It is noted that in a separate but similar report we have demonstrated dual-channel and recessed-gate HEMTs with 300 nm long gates and Al 2 O 3 gate insulation. 40 In that work similar dc and pulsed-gate IV results were obtained from HEMTs with an identical heterostructure to those presented in this article. Devices reported therein achieved unity current gain frequencies, f t of 48 GHz and 27 GHz for the dual-channel and recessed-gate HEMTs, respectively. For maximum signal of oscillation, f max , they also achieved 60 GHz and 46 GHz for the dual-channel and recessed-gate HEMTs, respectively. For completeness, those results are plotted in Fig. 13 next to the small signal frequency performance metrics obtained in this work on the 0.8 µm and 1.3-µm long gated HEMTs. The resultant frequency performance demonstrates that the recessed-gate HEMT is an excellent fundamental design for a high-current amplifier or switch with the capability to operate at high-frequency.
IV. SUMMARY
In summary, we have proposed and demonstrated purely dual-channel and novel recessed- showed HEMT capability to operate in the millimeter wave spectrum.
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